Abstract-The proposed single-inductor dual-output (SIDO) converter with interleaving energy-conservation mode (IECM) control is designed using 65 nm technology to power the ultra-wide band (UWB) system. The energy-conservation mode (ECM) control generates four different energy delivery paths for dual buck outputs with only one inductor. In addition, the superposition technique is used to achieve a minimized inductor current level. The average inductor current is equal to the summation of two output loads. Moreover, the IECM control activates the interleaving operation through the current interleaving mechanism to provide large driving capability as well as to reduce the output voltage ripple. As a result, 91% peak efficiency is derived and the output voltage ripple appears notably minimized by 50% using current interleaving at heavy load. The test chip occupies 1.44 mm 2 in 65 nm CMOS and integrates with a three-dimensional (3-D) architecture for inductor integration.
I. INTRODUCTION

I
N battery-powered mobile systems, a power IC should simultaneously have high efficiency, satisfactory regulation, small volume, and robustness. These characteristics are essential in ultra-wide band (UWB) applications, such as the wireless universal serial bus (USB) that has the advantage of speed over other wireless technologies. The single-inductor dual-output (SIDO) converter [1] - [10] has the capability to provide two high-quality output voltages for different function blocks by using a single inductor. It can reduce the print-circuit-board (PCB) area compared to the single-inductor single-output (SISO) converter [11] - [15] when multi-output supply voltage is requested in power management. The comparator-controlled technique with a simple control scheme for power distribution can minimize power consumption to improve efficiency [1] , [2] , but it sacrifices regulation performance and needs to be redeemed by a post-regulator. The discontinuous conduction mode (DCM) [3] control can distribute the energy into the two outputs of SIDO converter to minimize the cross regulation. However, at heavy loads, an increase in inductor peak current causes a large output voltage ripple. The tri-state control [15] utilizes the freewheel stage to reset the inductor current to a default value at the beginning of every switching cycle. The pseudo-continuous conduction mode (PCCM) [4] combines the advantages of continuous conduction mode (CCM) and DCM, but results in large power loss due to high inductor current level. In addition, to improve efficiency, the energy delivery paths must be well arranged [5] - [7] . Thus, the number of power switches can be decreased [8] , but the flexibility is reduced because the outputs must include at least one step-up regulation to release the inductor current for system stability. The energy distribution method in [9] leads to cross talk effect since the inductor charging scheme is controlled by the load condition from one specific output. Fortunately, the CCM operation in [10] solves transient cross regulation and voltage spike by using a flying capacitor. However, the bulk capacitor increases the cost in a real system application.
In conclusion, the essential design issues of the SIDO converter are low output voltage ripple, minimized cross regulation, and high power conversion efficiency. To meet the power requirements of UWB system, the proposed SIDO converter adopts the buck operation that steps down the battery power to dual low voltages. The interleaving energy-conservation mode (IECM) control can achieve the power management function through the demand of four power switches. These four power switches in one SIDO converter constitute the proper energy delivery paths for dual step-down outputs. In addition, a minimum inductor current level is maintained in the proposed control to improve efficiency and provide low ripple, minimized cross regulation, and step-down outputs with a compact 3-D package at the same time. Fig. 1 shows the proposed SIDO modules constituting the power management function to supply the UWB system with different operation modes. The integration of the two SIDO modules can supply four distinct output voltages, namely, , Fig. 1 . The proposed SIDO modules form the power management function to supply the UWB system with different operation modes for enhancing the total system efficiency containing power management and UWB.
, , and . The two-bit signal is used to indicate the supply function of the two SIDO modules. The singlephase operation of the two SIDO modules is achieved by the energy-conservation mode (ECM) control, whereas the interleaving-ECM (IECM) control is activated in the data transmission period enabled by the signal generated from the UWB system. The IECM control also provides large supply power and minimizes output voltage ripple through the current interleaving mechanism.
Power management can vary the supply voltages to meet the distinct power requests in the UWB system with different operation modes according to the throughput constraint. During the silent mode, there are no data in the vacant transmission time slot. Thus, the power request is low, and only the slave SIDO module operates in order to reduce power dissipation as well as shutdown the master SIDO module to extend battery life. The voltages and generated from the slave module are set to 1.5 V and 1 V, respectively, to supply the awaiting circuit in the UWB system. The master module is activated in the upcoming period of data transmission. The output voltages, and , are raised to 1.8 V and 1.2 V to supply the radio frequency (RF) circuits and digital circuits, respectively. The voltages, and , yielded from the slave module can be raised up to 1.8 V and 1.2 V, respectively, to form an interleaving operation for large driving capability. The current balance mechanism can guarantee the current matching to ensure the equivalent power delivery ability of the two SIDO modules. Aside from this, a green-mode operation is implemented to decrease power dissipation of UWB. According to the UWB protocol for supporting multiple low-power modes, the standby and hibernate modes can be used during data transmissions. Thus, the slave SIDO module can scale down the output voltages, and , back to 1.5 V and 1 V, respectively, for some low-power blocks. In the proposed power management design, green-mode would be activated if the interval between two data transmission period in UWB is shorter than 1 ms since the re-startup procedure of the proposed SIDO module needs the response time about 0.1 ms. Moreover, it can enhance the system efficiency containing the power management and UWB owing to the reduction of the power consumption.
The brief comparison of the power management implementation is listed in Table I . The proposed SIDO module with the single phase ECM control and the interleaving operation derived from IECM is a suitable solution to supply the UWB system under the different operation modes. In this paper, the structure of a SIDO converter is described in Section II. The ECM controlled single-phase and interleaving operations with the IECM control are illustrated in Section III. Detailed circuit implementations of the SIDO converter are discussed in Section IV. Experimental results and the 3-D inductor integration are presented in Section V. Finally, the conclusion is given in Section VI.
II. PROPOSED SIDO CONVERTER STRUCTURE
The structure of the proposed SIDO converter is shown in Fig. 2 . The control circuits in the proposed SIDO converter are all implemented using 65 nm deep-submicron devices with a 1.2 V voltage supply [16] , . Thus, low power consumption and small silicon area are achieved.
The power stage is composed of four power switches, -, for the dual step-down outputs. These power switches are implemented by the I/O devices in 65 nm process for high voltage tolerance. It has four different energy delivery paths to transfer energy from the battery, , to the dual outputs with only one inductor used. Sensor gains are decided by two voltage dividers that contain , , , and for the feedback of output voltage information to the two cascade error amplifiers [16] , which yields high DC voltage gain under the low voltage operation. The two error current signals, and , generated by voltage-to-current ( -to-) converters at the output of two EAs, are sent to the ECM controller to decide the duty ratio of the dual outputs. The current , which is the summation of and , indicates the peak inductor current as well as the required energy in one switching cycle through the ECM control. Therefore, by using the ECM controller, the average inductor current is lowered to equal the summation of the two output load currents. In addition, is adjusted by the current adjusting signal to ensure the current matching in the IECM control with the interleaving operation.
is generated from the current adjusting circuit in the current balance controller. It can adjust the inductor current levels of each SIDO module in the interleaving operation.
The current sensing signal, , generated from the current sensing circuit is added to a slope compensation signal, , to avoid sub-harmonic oscillation [17] . Hence, the currents, , , and are used to determine the four-bit signal, , in the path decision circuit. Additionally, the current sensing signal , which is derived from the current sensing of the other SIDO module, and are used to achieve the current balance when the IECM control is activated. Moreover, is generated from the sawtooth circuit, and is derived from the other SIDO converter. Thus, the phase shift circuit can generate system clock to accomplish the interleaving operation. The level-shift and deadtime driver circuit produces the control signals, -, from the four-bit signal to drive the power switches due to the use of low-voltage controller. The level-shift circuit can enhance the driving ability of power switches by increasing the gate driving voltages. The deadtime circuit can prohibit the simultaneous on-state to avoid the shoot-through current between power switches and .
III. IECM OPERATION
For high efficiency operation in the UWB system, singlephase and interleaving operations are included in the proposed SIDO converter. Thus, the integration of the two SIDO converters can provide either four different output voltages in the green-mode period or two distinct output voltages with high driving capability in the data transmission period. Fig. 3 shows the energy delivery paths of the SIDO converter. The four energy delivery paths, path-I to path-IV, constitute distinct inductor current slopes. Path-I and path-III indicate the inductor charging path and deliver energy from the input to the outputs and , respectively. Path-II and path-IV indicate the inductor discharging path and deliver energy from the inductor to the outputs and , respectively. The proposed ECM control, which uses one of the combinations of these possible energy delivery paths, can achieve the CCM dual buck operations with a minimum average inductor current level. . , which is decided by the summation of the two error signals, and , indicates the peak inductor current. The error signal determines the transitions from path-I to path-III and from path-IV to path-II. That is, the Path-I and Path-II are decided by and for the output . Similarly, the Path-III and Path-IV are decided by and , which is the difference between and . The ECM control can achieve the separated dual step-down operations with the superposition scheme. Thus, each output can receive battery power in one PWM switching period through the ECM control. Besides, each power switch, to , would switch twice in the period of one switching cycle time with the ordered energy delivery paths. Fig. 5 illustrates the inductor current waveform under different load conditions with the ECM control. The combination of the two separated step-down operations in ECM control results in the average inductor current, , to be equal to the summation of the two output loads. The value of is lower than that of derived from the PCCM control, which needs a freewheel stage to regulate the inductor current. As such, the ECM control can yield a low average inductor current level to reduce conduction loss and enhance efficiency by removing the freewheel stage. Moreover, the duty cycle of each regulated output voltage varies depending on the loading in the ECM control. For example, if the load current of the output voltage increases and the load current of the output voltage is fixed, there would be an increase in total output power. Thus, the average inductor current of the ECM control arises to reflect the heavy load condition. The total energy for in Fig. 5 must keep constant at both light load and heavy load conditions since would not change. On the other hand, the total energy for should be increased to provide a sufficient power owing to the increase of . As a result, the periods of path-I and path-II are reduced, but the periods of path-III and path-IV are extended because of the increase in . Moreover, the effect from PVT condition to the proposed ECM control can be minimized since the high gain error amplifiers [16] are used to compensate these variations. They modulate the error signals properly to ensure the correct function of ECM control. Consequently, adequate energy is delivered to the outputs to satisfy the output loads. In other words, the low value of greatly enhances the power conversion efficiency in ECM control owing to the use of superposition technique. Furthermore, the derivation of the minimum average inductor current level helps reduce the output voltage ripple to better the supply quality of the proposed SIDO converter.
A. Single-Phase Operation -ECM Control
B. Interleaving Operation -Interleaving ECM (IECM) Control
The increase in load current can cause a large output voltage ripple due to the discontinuous inductor current derived at the output nodes of the SIDO converter. Thus, to better enhance the performance at heavy loads, the IECM control is utilized for a power management function to the UWB system. That is, the interleaving operation focuses on providing a large power supply during the data transmission period. The interleaving scheme for the UWB system is depicted in Fig. 1 . When the interleaving operation is enabled during the data transmission period, is paralleled to to provide a large supply power to the RF PA and Mixer circuit in the UWB system. Similarly, is paralleled to to simultaneously deliver energy to the digital circuit in the UWB system. The power management (PM) master in the UWB processor activates the interleaving operation of the two SIDO modules and decides the power management functions according to the demand with different UWB operation modes.
The interconnection of the control signals between the two SIDO modules is also shown in Fig. 1 . To achieve current matching and output voltage ripple minimization, some control signals between the two SIDO modules should be adequately linked together to achieve the interleaving operation. Two signals of and generated from different current sensing circuits are used to achieve the current balance. In each SIDO module, the signal indicates the current sensing signal of the SIDO module itself, whereas the signal represents the current sensing signal generated from the other SIDO module. Similarly, the signal, obtained from the SIDO module itself and obtained from the other SIDO module, are utilized to adjust the phase difference between the two SIDO modules.
The detailed current interleaving mechanism in the interleaving operation is shown in Fig. 6 . is the inductor current of the master module, whereas is the inductor current of the salve module. The single-phase SIDO converter has to provide energy for two output nodes, which results in a discontinuous inductor current at each output nodes. Through the interleaving operation of the two proposed SIDO modules, the two separated inductor currents interleave with each other so that the output current appears to be a continuous function. That is, with the current interleaving mechanism, derives energy from and through the different phase operations. It helps inductor current be continuous at the node . Furthermore, the existence of the parasitic equivalent series resistance (ESR) in the output capacitor also causes a large output voltage ripple due to the discontinuous inductor current in the single-phase operation. Nevertheless, the interleaving operation can produce the continuous inductor current by current interleaving to minimize the output voltage ripple. The glitches carried out by the ESR can also be cancelled naturally. Additionally, if the load increases during the interleaving operation, the error signals and the peak signals in each SIDO modules are also increased. Thus, both of the average inductor current in each SIDO module is raised to supply the output load simultaneously. Moreover, the current adjusting circuit in the current balance controller shown in Fig. 2 ensures the current matching in the interleaving operation. The current adjusting signal is used to slightly adjust the inductor current level of the two SIDO modules for guaranteeing the current matching. As a result, the interleaving operation is a way of suppressing the output voltage ripple as well as of providing high power driving capability to supply the UWB system. Fig. 7 shows the current balance controller containing the full-range current sensing circuit and the current adjusting circuit. The inductor current information is necessary for ECM or IECM control owing to the current-mode operation. The fullrange current sensing is utilized to achieve the four different energy delivery paths with the superposition technique in the proposed SIDO converter. Fig. 7(a) shows the schematic of the full-range current sensing circuit.
IV. CIRCUIT IMPLEMENTATION
A. Current Balance Controller
is the current flowing through the inductor and is the sensing factor of both to and to . These four transistors are all implemented by I/O devices for high voltage tolerance. The transistor produces the sensing current during the turn-on period of the high-side power switch . The source-to-drain voltages of and are approximately equal because of the closed-loop generated by the operational amplifier . Accordingly, the current flowing through the transistors becomes proportional to the current flowing through the , thus achieving the high-side current sensing. Identically, the transistor produces the inductor current information during the low-side turn-on period. The closed-loop generated by the operational amplifier carries out a sensing current flowing through the transistor and the sensing transistor . Therefore, the full-range current sensing signal , which is the voltage across the sensing resistor , is generated through the summation of the two sensing currents, and . The description is shown in (1).
(1) Current balance mechanism between the two SIDO modules is implemented to ensure equivalent driven capability when the IECM control is activated for interleaving operation. As shown in Fig. 7(b) , the current adjusting circuit, which is composed of the low-pass filter (LPF) and the current amplifier (I-AMP), is adopted to adjust the inductor current level of the two interleaved SIDO modules. The full-range current sensing signal is buffered for transmission to the other SIDO module through the signal, . Similarly, the sensing signal is generated from the other SIDO module. The buffer stage eliminates the load effect and also filters out the switching noise. Hence, these two full-range current sensing signals are filtered by the LPF to obtain the average inductor current of each SIDO module in the interleaving operation. Additionally, the capacitors, to , in the LPF are implemented by the capacitor multiplier technique to achieve the fully on-chip integration [11] . The average inductor current information of the two SIDO modules, and , are sent to the I-AMP circuit to generate an adjusting current to achieve the current balance when the IECM control is activated. An auxiliary resistor in the I-AMP circuit can strengthen the linearity of . The illustration of the absolute value of is shown in (2).
(2) 
B. ECM Controller
As shown in Fig. 8 , the path decision circuit in the ECM controller, which contains the current comparator and the path decision logic, generates duty cycles to the two outputs in one SIDO module. The current comparator shown in Fig. 8(a) operates with , and . The values of and used to indicate the transition of energy delivery paths are decided by the intersection of with and , respectively. The path decision logic depicted in Fig. 8(b) generates the four-bit signal to achieve the energy delivery paths. The hysteresis buffer enhances the noise immunity of the current comparator to get a robust ECM control. As the illustration of timing diagram shows in Fig. 9 , triggers the PWM switching as well as energy delivery path-I.
is set to high when intersects during the inductor charging period. Thus, the energy delivery path is changed from path-I to path-III. In addition, is triggered to realize the path transition from path-III to path-IV when reaches . Moreover, path-II is carried out when intersects again. The energy delivery path is swapped from path-IV to path-II with a negative edge voltage trigger provided by . Finally, path-II appears until the occurrence of the next , thus initialing the next PWM switching. The stages of the current comparator are minimized by using D-flip-flops due to the path decision logic. Furthermore, and indicate the energy delivery paths with binary code, which can be decoded through the decoder to generate a four-bit signal to achieve the ECM control.
C. Phase Shift Circuit
The IECM control interconnects the two SIDO modules to provide a large power supply and minimize the output voltage ripple simultaneously. Thus, the system clocks in the two SIDO modules must be out of phase to achieve the current interleaving mechanism effectively. The proposed phase shift circuit shown in Fig. 10 produces the system clock , which is relative to the interconnected signals, and , generated from the two distinct SIDO modules. In addition, once activates the interleaving operation, from the PM master in the UWB system will indicate either the master or slave function to each SIDO modules. Fig. 11 shows the timing diagram of the phase shift circuit. In a single-phase operation, is set to low, and is derived from through the selection of a multiplexer. is also directly obtained from when one SIDO converter is utilized as the power management master in the interleaving operation. The signal is set to high to indicate the master power management module. However, the SIDO module is pronounced a slave module if the is set to low. is generated from the two shift-cells in order to obtain an out-of-phase operation to reduce the output voltage ripple. That is, is linked to the system clock of the master module through the interconnections and generates the signals and by the frequency divider. and trigger the shift-cells and acquire the sawtooth waveforms, and . When the signal is set to high, the switch in the circuit is on in order to charge the capacitor with a fixed current . On the contrary, is discharged with the current , until the reverts to the value of . The amplitude of the sawtooth waveform is . This operation is illustrated in (3).
The D-flip-flop detects when the discharge period is over. is set to high at the half period location with . Similarly, is produced through the identical operation mechanism in the circuit triggered by . By the equations shown in (3), and are equal to , which is used to assure the interleaving operation. Finally, is carried out by the OR operation from and in the slave SIDO module to achieve the interleaving operation. Moreover, the bottom plates of capacitor in each shift-cell are fixed to a constant voltage decided by the buffer stage, which is composed of the operational amplifier and the transistor . This design helps avoid the voltage nonlinear phenomenon in the charging and discharging periods owing to the MOSFET as a capacitor. The interleaving operation with IECM control is shown in Fig. 12 that demonstrate the in the ECM control are verified through the occurrence of path-I, path-III, path-IV, and path-II in sequence. With a load current of 100 mA at each output, the average inductor current is continuously maintained at 200 mA, which is equal to the summation of the two output loads. The output voltage ripple is about 20 mV at each output due to the discontinuous inductor current. When each output has 200 mA load current, the measured single-phase operation with the ECM control is also achieved through the ordered energy delivery paths shown in Fig. 14 . Similarly, the average inductor current is equal to the summation of the two output load currents. The output voltage ripple is about 30 mV at each output. The average inductor current is always equal to the summation of two output loads by the ECM control. Thus, the minimum inductor current level is achieved through the superposition technique to enhance the power conversion efficiency and reduce the output voltage ripple. Fig . 16 shows the measured waveform of the power management function. When the UWB system enters the data transmission period, an increase in the power request activated the IECM control to provide a large driving capability simultaneously from the two interleaving SIDO modules. Moreover, owing to the current interleaving mechanism, the output voltage ripple is greatly reduced, and the voltage spike resulting from the ESR is nearly eliminated. The output voltage ripple is reduced to 15 mV at each output with 200 mA output load current.
The measured power conversion efficiency of the single-phase operation is shown in Fig. 17 . The conduc- tion loss of the power switches can be greatly reduced owing to the proposed ECM control. Peak efficiency increases to 91%, where the 80% efficiency is achieved by today's commercial products with four power switches. The comparison of the output voltage ripple with different loads is shown in Fig. 18 . Output voltage ripple in the ECM control decreases by as much as 36% compared with that in the PCCM control. Specifically, a 50% reduction in the output ripple is presented at heavy loads because of the current interleaving with the IECM control. The design specifications of the proposed SIDO converter are listed in Table II . Moreover, the comparisons of the prior SIDO methodologies are shown in Table III . Fig. 19 shows a chip micrograph and the illustration of a 3-D package. The occupied silicon area of the single SIDO module is 1.44 mm . The inductor is placed on the top of the power management ICs to shorten the distance of the bounding wire. The performance is enhanced through the alleviation of the bond wire effect since the length of the bonding wire is short- power stage. The details of the inductor integration are given in Fig. 20 . Chip function is affected by the magnetic flux generated from the inductor. However, a magnetic flux produced by conductive coil cannot be blocked by insulating it from its surrounding materials [18] . Nevertheless, the magnetic field can be a short-circuited in place of the high permeability magnetic material, which provides an easy path with low reluctance for the return magnetic flux to form a closed magnetic circuit. Therefore, the magnetic flux would propagate along the high permeability material, which is composed of the ferrite and fer-rite-magnet (FM ) film and ferrite/resin composite, to largely decrease the interference to the chip function. In addition, relative to the ferrite and FM material, the permeability of air is low. Thus, the leakage flux and the magnetic field interference from the inductor can be minimized. Consequently, the integration of the inductor with the proposed SIDO converter achieves the area-efficient power management module and enhances the competitiveness to the UWB system or other system-on-a-chip applications.
VI. CONCLUSION
The proposed SIDO converter with IECM control was fabricated by 65 nm CMOS technology. The ECM control is achieved through the ordered energy delivery paths to power the UWB system. Besides, the superposition technique helps derive a minimum average inductor current, which is equal to the summation of two output loads. In addition, ICEM control is activated to realize the interleaving operation with current interleaving. Thus, a larger supply power can be provided during the data transmission period, and the output voltage ripple can be reduced owing to the current interleaving mechanism. Experimental results demonstrate the single-phase and interleaving operations of the proposed SIDO converter. A peak efficiency of 91% is achieved and the output voltage ripple appears notably minimized by over 50% through current interleaving at heavy load. The test chip occupies 1.44 mm and integrates with a 3-D architecture for inductor integration.
